DFG - Researcher Group 460

Development of Concepts and Methods for Reliability Evaluation of Mechatronic Systems in Early Development Phases

09.2002 - 12.2009, DFG - Researcher Group 460: WU 245/3-1, 3-2, 3-3

For more information please visit our german pages.

SEE GERMAN PAGES

Sub-Project TP6: Methods for Evaluation and Improvement of the Reliability of Data-Processing Microelectronic Hardware Components

The reliability of a complex mechanical system highly depends on the reliability of the Data Processing "Embedded System". The aim of the project is the evaluation and improvement of the reliability of the underlying Micro-Electronic Hardware for the Data Processing System in early phases of the design. The functionality of the embedded system is implemented in both Hardware and Software, in the context of Hardware / Software Codesign, hence the reliability issues of both areas cannot be seperated. The design complexity of the hardware part in embedded systems has been rapidly increasing. This gave rise to three dominant sources of errors:

  • Design errors.
  • Production defects.
  • Permenant, transient, and intermittent faults during operation.

Illustration TP6-1 below shows the life cycle of a microelectronic system and the sources of errors that might arise in the different phases.

Figure TP6-1: Sources of errors in the life cycle of a microelectronic system

 

Usually the differnt kinds of errors are considered in different phases of the design. Nevertheless, deeper analysis shows that these errors can be approached with similar algorithms, which rises the issue of having them all considered, through the use of a unified method, as early as possible in the design cycle. In order to support the recognition of the above mentioned errors and tolerance against them at the beginning of the design, procedures are to be compiled into two areas:

  1. Development of a uniform method for the recognition and diagnosis of the errors.
  2. Automatic design of fault tolerant circuits: The so far different, partially contradictory, procedures for the design of verifiable circuits ("Synthesis for Verifiability), testable and self-checkable circuits ("Synthesis for Testability") and fault tolerant and online testable circuits are to be unified. The reliability of such circuits is to be verified with the procedures developed in 1. In praticualr, the new requirements resulting from the current technology development (e.g. ultra-high integrated systems) and new possibilites (e.g. self recognition and self repair) are to be considered.

Books and Book Chapters

  1. 2009

    1. Bewertung und Verbesserung der Zuverlässigkeit von mikroelektronischen Komponenten in mechatronischen Systemen. Hans-Joachim Wunderlich; Melanie Elm and Michael A. Kochte. In Zuverlässigkeit mechatronischer Systeme: Grundlagen und Bewertungin frühen Entwicklungsphasen, Bernd Bertsche; Peter Göhner; Uwe Jensen; Wolfgang Schinköthe and Hans-Joachim Wunderlich (eds.). Springer-Verlag Heidelberg, 2009, pp. 391--464. DOI: https://doi.org/10.1007/978-3-540-85091-5_8
    2. Bewertung und Verbesserung der Zuverlässigkeit von mikroelektronischen Komponenten in mechatronischen Systemen. Hans-Joachim Wunderlich; Melanie Elm and Michael A. Kochte. In Zuverlässigkeit mechatronischer Systeme: Grundlagen und Bewertungin frühen Entwicklungsphasen, Bernd Bertsche; Peter Göhner; Uwe Jensen; Wolfgang Schinköthe and Hans-Joachim Wunderlich (eds.). Springer-Verlag Heidelberg, 2009, pp. 391--464. DOI: https://doi.org/10.1007/978-3-540-85091-5_8

Journals and Conference Proceedings

  1. 2009

    1. Concurrent Self-Test with Partially Specified Patterns For Low Test Latency and Overhead. Michael A. Kochte; Christian G. Zoellin and Hans-Joachim Wunderlich. In Proceedings of the 14th IEEE European Test Symposium (ETS’09), Sevilla, Spain, 2009, pp. 53--58. DOI: https://doi.org/10.1109/ETS.2009.26
    2. Concurrent Self-Test with Partially Specified Patterns For Low Test Latency and Overhead. Michael A. Kochte; Christian G. Zoellin and Hans-Joachim Wunderlich. In Proceedings of the 14th IEEE European Test Symposium (ETS’09), Sevilla, Spain, 2009, pp. 53--58. DOI: https://doi.org/10.1109/ETS.2009.26
  2. 2008

    1. Zur Zuverlässigkeitsmodellierung von Hardware-Software-Systemen;  On the Reliability Modeling of Hardware-Software-Systems. Michael A. Kochte; Rafal Baranowski and Hans-Joachim Wunderlich. In 2. GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZuE’08), Ingolstadt, Germany, 2008, pp. 83--90.
    2. Zur Zuverlässigkeitsmodellierung von Hardware-Software-Systemen;  On the Reliability Modeling of Hardware-Software-Systems. Michael A. Kochte; Rafal Baranowski and Hans-Joachim Wunderlich. In 2. GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (ZuE’08), Ingolstadt, Germany, 2008, pp. 83--90.
  3. 2007

    1. Domänenübergreifende Zuverlässigkeitsbewertung in frühen Entwicklungsphasen unter Berücksichtigung von Wechselwirkungen. Michael Wedel; Peter Göhner; Jochen Gäng; Bernd Bertsche; Talal Arnaout and Hans-Joachim Wunderlich. In 5. Paderborner Workshop “Entwurf mechatronischer Systeme,” Paderborn, Germany, 2007, pp. 257--272.
    2. Domänenübergreifende Zuverlässigkeitsbewertung in frühen Entwicklungsphasen unter Berücksichtigung von Wechselwirkungen. Michael Wedel; Peter Göhner; Jochen Gäng; Bernd Bertsche; Talal Arnaout and Hans-Joachim Wunderlich. In 5. Paderborner Workshop “Entwurf mechatronischer Systeme,” Paderborn, Germany, 2007, pp. 257--272.
  4. 2005

    1. Frühe Zuverlässigkeitsanalyse mechatronischer Systeme;  Early Reliability Analysis for Mechatronic Systems. Patrick Jäger; Bernd Bertsche; Talal Arnout and Hans-Joachim Wunderlich. In 22. VDI Tagung Technische Zuverlässigkeit (TTZ’05), Stuttgart, Germany, 2005, pp. 39--56.
    2. On the Reliability Evaluation of SRAM-based FPGA Designs. Oliver Héron; Talal Arnaout and Hans-Joachim Wunderlich. In Proceedings of the 15th IEEE International Conference on Field Programmable Logic and Applications (FPL’05), Tampere, Finland, 2005, pp. 403--408. DOI: https://doi.org/10.1109/FPL.2005.1515755
    3. Frühe Zuverlässigkeitsanalyse mechatronischer Systeme;  Early Reliability Analysis for Mechatronic Systems. Patrick Jäger; Bernd Bertsche; Talal Arnout and Hans-Joachim Wunderlich. In 22. VDI Tagung Technische Zuverlässigkeit (TTZ’05), Stuttgart, Germany, 2005, pp. 39--56.
    4. On the Reliability Evaluation of SRAM-based FPGA Designs. Oliver Héron; Talal Arnaout and Hans-Joachim Wunderlich. In Proceedings of the 15th IEEE International Conference on Field Programmable Logic and Applications (FPL’05), Tampere, Finland, 2005, pp. 403--408. DOI: https://doi.org/10.1109/FPL.2005.1515755
  5. 2004

    1. Reliability Considerations for Mechatronic Systems on the Basis of a State Model. Peter Göhner; Eduard Zimmer; Talal Arnaout and Hans-Joachim Wunderlich. In Proceedings of the 17th International Conference on Architecture of Computing Systems (ARCS’04) - Organic and Pervasive Computing, Augsburg, Germany, 2004, pp. 106--112.
    2. Reliability Considerations for Mechatronic Systems on the Basis of a State Model. Peter Göhner; Eduard Zimmer; Talal Arnaout and Hans-Joachim Wunderlich. In Proceedings of the 17th International Conference on Architecture of Computing Systems (ARCS’04) - Organic and Pervasive Computing, Augsburg, Germany, 2004, pp. 106--112.

Workshop Contributions

  1. 2008

    1. On the Reliability Modeling of Embedded Hardware-Software Systems. Michael A. Kochte; Rafal Baranowski and Hans-Joachim Wunderlich. In 1st IEEE Workshop on Design for Reliability and Variability (DRV’08), Santa Clara, California, USA, 2008.
    2. On the Reliability Modeling of Embedded Hardware-Software Systems. Michael A. Kochte; Rafal Baranowski and Hans-Joachim Wunderlich. In 1st IEEE Workshop on Design for Reliability and Variability (DRV’08), Santa Clara, California, USA, 2008.
This image shows Hans-Joachim Wunderlich

Hans-Joachim Wunderlich

Prof. Dr. rer. nat. habil.

Research Group Computer Architecture,
retired

To the top of the page