News

The APA exam takes place on Wednesday, September 23rd 2009 9:00-11:00 in room V38.04.

Informations about the visit to Verigy

This lecture covers advanced concepts in computer architecture. Beside classical concepts like processor design and manufacturing, performance evaluation and optimization, and computer arithmetic new trends are discussed like low power design. Low power design is essential in mobile computing and communication which is expected to be a dominating application of microprocessors in a few years.

Computation power is increasing by exploiting parallelism on all levels of computation. In this course we will discuss instruction level parallelism, thread level parallelism, multiprocessor systems and emerging many-core technologies found in current graphic accelerators.

The lecture provides a solid background for the courses:

• Design & Test of Systems-on-a-Chip
• Hardware Verification
• Self-Testable Systems
• Fault Tolerant Systems

Course Information

INFOTECH

Staff

• Dipl.-Inf Stefan Holst office: 3.164, Pfaffenwaldring 47
• Prof. Hans-Joachim Wunderlich office: 3.162, Pfaffenwaldring 47

Schedule

• Mondays, 9:45-11:15, Lecture in room V38.04
• Wednesdays, 14:00-15:30, Lecture/Exercises in room 0.108

Material

Here you can download the latest revisions of the lecture slides and additional material using login and password given in the first lecture. If you find any errors or typos, drop me a mail. I'll correct them and publish new revisions here.

• Slides: 1. Scope of Computer Architecture (Rev 2)
• Slides: 2. Technology (Rev 2)
  • Kuo, W. and Kim, T.: An overview of manufacturing yield and reliability modeling for semiconductor products Proceedings of the IEEE, 1999, 87, 1329-1344
  • Williams, T. and Brown, N.: Defect Level as a Function of Fault Coverage IEEE Transactions on Computers, 1981, C-30, 987-988
  • J. Vial, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel: Yield Improvement, Fault-Tolerance to the Rescue? 14th IEEE International On-Line Testing Symposium (IOLTS 2008), 6-9 July 2008, Rhodes, Greece, IEEE Computer Society, 2008, 165-166
  • Exercise Sheet Discussion 29.10.2008
• Slides: 3. Power and Performance (Rev 2)
  • Chapter 14 of the book S. Hassoun, T. Sasao and R.K. Brayton: Logic Synthesis and Verification, Kluwer Academic Publishers, 2002, discusses static timing analysis (dealing with path delays and path sensitization). Many good references are also given for further reading.
  • K. Singh, A. Wang, R. Brayton and A. Sangiovanni-Vincentelli: Timing optimization of combinational logic Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on, 1988, 282-285.
  • McGeer, P.C.; Brayton, R.K.; Sangiovanni-Vincentelli, A.L.; Sahni, S.K.: Performance Enhancement Through the Generalized Bypass Transform Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on, Vol., Iss., 11-14 Nov 1991, pp 184-187.
  • Keutzer, K.; Malik, S.; Saldanha, A.: Is Redundancy Necessary to Reduce Delay? Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Vol.10, Iss.4, Apr 1991, pp 427-435.
  • Berman, C.L.; Hathaway, D.J.; LaPaugh, A.S.; Trevillyan, L.H.: Efficient Techniques for Timing Correction Circuits and Systems, 1990., IEEE International Symposium on, Vol., Iss., 1-3 May 1990, pp 415-419, vol.1.
  • Touati, H.J.; Savoj, H.; Brayton, R.K.: Delay Optimization of Combinational Logic Circuits by Clustering and Partial Collapsing Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conference on, Vol., Iss., 11-14 Nov 1991, pp. 188-191.
  • Eugene L. Lawler, Karl N. Levitt, James Turner: Module Clustering to Minimize Delay in Digital Networks IEEE Trans. on Computers, Vol.C-18, Number 1, pp. 47-57, Jan 1969.
  • Gonzalez, R.; Gordon, B.M.; Horowitz, M.A.: Supply and Threshold Voltage Scaling for Low Power CMOS Solid-State Circuits, IEEE Journal of, Vol.32, Iss.8, Aug 1997, pp 1210-1216.
  • Exercise Sheet 1 Discussion 3.11.2008
  • Exercise Sheet 2 Discussion 12.11.2008
• Slides: 4. Computer Arithmetics (Rev 3)
  • Appendix I of the book: Hennessy, Patterson: Computer Architecture - A Quantitative Approach 4th ed.
  • Vojin G. Oklobdzija, Earl R. Barnes: Some optimal schemes for ALU implementation in VLSI technology Proc. 7th Symp. Comput. Arithmetic, 1985.
  • Volder, J. E.: The CORDIC Trigonometric Computing Technique IRE Trans. on Electron. Computers, 1959, EC-8, 330-334.
  • Naini, A.; Dhablania, A.; James, W. and Das Sarma, D.: 1 GHz HAL SPARC64R Dual Floating Point Unit with RAS features Computer Arithmetic, 2001. Proceedings. 15th IEEE Symposium on, 2001, 173-183
  • Oh, H.; Mueller et al.: A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor Solid-State Circuits, IEEE Journal of, 2006, 41, 759-771
  • Some ruby code to play around with. Warning: These are hacks and potentially quite buggy!
  • Exercise Sheet Discussion starting on 3.12.2008
• Slides: 5. Instruction Level Parallelism (Rev 3)
  • Exercise Sheet Discussion on 21.01.2009
• Slides: 6. Single Core Memory (Rev 1)
• Slides: 7. Parallel Computing (Rev 1)
  • Exercise Sheet Discussion on 11.02.2009
  • M. Hill and M. Marty: Amdahl's Law in the Multicore Era Computer, 2008, 41, 33-38 (Provides the solution and discussion for the last exercise.)
• Slides: 8. Distributed Memory (Rev 1)
  • Mosberger, D.: Memory consistency models SIGOPS Oper. Syst. Rev., ACM, 1993, 27, 18-26
• Script winter term 2005 Warning: This script is outdated. It is currently being revised, input of any kind is greatly appreciated.
  • Here is an updated version of Chapter 4. It is still in beta phase, hope it helps.