Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing

Zhang, Yucong; Wen, Xiaoqing; Holst, Stefan; Miyase, Kohei; Kajihara, Seiji; Wunderlich, Hans-Joachim; Qian, Jun

Proceedings of the 27th IEEE Asian Test Symposium (ATS'18), Hefei, Anhui, China, 15-18 October 2018, pp. 149-154

doi: https://doi.org/10.1109/ATS.2018.00037

Abstract: High scan shift power often leads to excessive heat as well as other severe problems such as shift timing failures. Partial shift (shifting only a subset of scan chains at a time) is a widely-adopted general approach for mitigating shift power problems. Although partial shift is effective in avoiding excessive heat by reducing global switching activity, we show for the first time that it may actually worsen shift clock skews, thus increasing the risk of shift timing failures. This paper addresses this problem with an innovative method, namely Clock-Skew-Aware Scan Chain Grouping (CSA-SCG). CSA-SCG properly groups scan chains to be shifted simultaneously so as to reduce the imbalance of switching activity around the clock paths for neighboring scan flip-flops in the scan chains. Experiments on large ITC'99 benchmark circuits demonstrate the effectiveness of CSA-SCG for reducing scan shift clock skews to lower the risk of shift timing failures in partial shift.

Preprint

General Copyright Notice

This article may be used for research, teaching and private study purposes. Any substantial or systematic reproduction, re-distribution, re-selling, loan or sub-licensing, systematic supply or distribution in any form to anyone is expressly forbidden.

This is the author's "personal copy" of the final, accepted version of the paper published by IEEE.¹

¹ IEEE COPYRIGHT NOTICE

^{©2018} IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing

Yucong Zhang*, Xiaoqing Wen*, Stefan Holst*, Kohei Miyase*, Seiji Kajihara*, Hans-Joachim Wunderlich**, and Jun Qian***

> *Kyushu Institute of Technology, Iizuka, 820-8502, Japan **University of Stuttgart, Stuttgart, 70569, Germany ***Advanced Micro Devices, Inc., Sunnyvale, CA 94088, USA

Abstract—High scan shift power often leads to excessive heat as well as shift timing failures. Partial shift (shifting a subset of scan chains at a time) is a widely-adopted approach for avoiding excessive heat by reducing global switching activity, we show for the first time that it may actually cause excessive IR-drop on some clock buffers and worsen shift clock skews, thus increasing the risk of shift timing failures. This paper addresses this problem with an innovative method, namely *Clock-Skew-Aware Scan Chain Grouping* (CSA-SCG). CSA-SCG properly groups scan chains to be shifted simultaneously so as to reduce the imbalance of switching activity around the clock paths for neighboring scan flip-flops in scan chains. Experiments on large ITC'99 benchmark circuits demonstrate the effectiveness of CSA-SCG for reducing scan shift clock skews to lower the risk of shift timing failures in partial shift.

Keywords-scan testing, switching activity, IR-drop, clock skew, shift timing failure, partial shift, scan chain grouping

1. Introduction

Scan design is the most widely used design-for-testability (DFT) technique for achieving high quality required with modern LSI circuits [1, 2]. However, during scan testing, which is based on the scan design, excessive switching activity is increasingly causing severe problems through elevated scan test power.

Scan testing has two modes, namely *shift* and *capture*, both having their own test power issues [2]. In this paper, we focus on shift power while various techniques for reducing capture power can be found in [3, 4]. Fig. 1 illustrates the three major shift power issues. The accumulative impact of switching activity may cause excessive heat due to excessive average power dissipation [2]. In addition, the instantaneous impact of switching activity may cause severe IR-drop that leads to two problems, namely *test data corruption* and *shift timing failure*. On the one hand, excessive IR-drop occurring at a scan flip-flop may flip its state, leading to test data corruption. On the other hand, switching activity around the




Fig. 1. Various problems during scan shift operations.

clock paths for neighboring scan flip-flops (subsequent flipflops in a scan chain) may change the delays of the corresponding clock buffers in an unbalanced manner, resulting in severe shift clock skews that may lead to shift timing failures due to hold and/or setup time violations [5, 6]. The difference between test data corruption and shift timing failure in this paper is that the former is caused by excessive IRdrop on flip-flops while the latter is caused by excessive IRdrop on clock buffers. Especially, the problem of IR-dropinduced shift timing failures is increasingly getting worse with the scaling down of supply voltages and process feature sizes [7]. Previously we proposed an effective method for mitigating the problem of test data corruption [8]. In this paper, we focus on the problem of shift timing failures.

Partial shift, which shifts only a subset of scan chains at a time, is a widely-adpoted approach to reduce shift power. Numerous implementations, such as output gating [9], scan segmentation [10, 11], and scan chain disable in combination with test pattern reordering [12], have been proven effective for reducing average shift power so as to mitigate the excessive heat problem. Partial shift has also been applied for multi-core SoCs to reduce global switching activity [13]. In addition, partial shift has been applied for reducing IR-drop caused by scan shift operations [8, 14, 15].




Fig. 2. Impact of partial shift on shift clock skew (b19).

However, implementations, such as output gating, may introduce extra delay on flip-flops and increase circuit area. Furthermore, if not properly implemented, partial shift may actually increase the risk of shift timing failures despite reduced average shift switching activity.

Fig. 2 shows the result of an experiment for investigating the impact of partial shift on the risk of shift timing failures. The target circuit was the biggest ITC'99 benchmark circuit, b19, with 30 scan chains (only three of them are shown for clarity). Fig. 2(a) corresponds to conventional scan testing in which all the scan chains are shifted in one group $(s_1/s_2/s_3)$. Fig. 2(b) illustrates partial shift, in which the scan chains are divided into two groups $(s_1/s_3, s_2)$ and only one group is shifted at a time. We conducted gate-level simulation for 6,144 shift cycles with random patterns to estimate weighted switching activity (WSA) [4]. The WSA of a cell c is calculated as follows: $WSA_c = T_c \cdot C_c$, where $T_{\rm c} = 1$ if a transition occurs at the output of c; otherwise $T_{\rm c} = 0$. Ideally, the other parameter, $C_{\rm c}$, reflects the output capacitance of c, but due to lack of capacitance data, $C_{\rm c}$ was set to fanout count of c plus one in our experiments. We set the region of eight rows in Y-direction and 200 NAND2X1 cell-widths in X-direction around a clock buffer b as its sensitive area, and any switching activity inside this region affects the supply voltage of b. As shown in Fig. 2, partial shift reduced the average WSA by 40%, thus effectively reducing the risk of excessive heat. However, for two neighboring scan flip-flops (f_i and f_{i+1}) in s_3 , the difference between the WSA values in the areas around the clock buffers of their clock paths was actually increased by 35% in partial shift. This larger WSA difference indicates a larger shift clock skew, thus leading to a higher risk of shift timing failures. This is a serious problem with partial shift although it can effectively reduce scan test heat.

In general, shift timing failures caused by excessive shift switching activity can be mitigated with four major approaches: (I) increasing design margins, (II) manipulating scan shift clocks, (III) manipulating test data, and (IV) applying design for testability (DFT). They are briefly reviewed as follows.

Approach-I includes the strengthening of the power distribution network and Approach-II includes the slowing-down of the scan clock speed [5]. However, both of them significantly increase design and test costs.

Several methods based on test data manipulation (Approach-III) are available for filling don't-care bits in a test cube to reduce scan cell toggle rates [16–19]. In addition, a recent method can identify potential locations of IR-drop-induced shift timing failures, and by adjusting the test data or directly masking them, the method can avoid false testing results [20]. However, the disadvantages of these methods include (1) the degradation of fault coverage, (2) test vector count inflation, and (3) the limitation of applicability to only shift-in operations.

Several methods based on DFT (Approach-IV) are available for reducing instantaneous impact of switching activity, thus IR-drop, during scan shift operations. In [14], multiple staggered clocks are used to shift scan chains at slightly different times so as to reduce peak switching activity. In [21], scan segmentation in combination with clock gating is used to effectively reduce peak shift power. In [8], optimal scan chain grouping for reducing local IR-drop on flip-flops is used to mitigate the IR-drop-induced test data corruption. In [22], flip-flops are assigned to scan segments and shift clock domains so as to reduce peak and average shift power. In [15] scan segments are regrouped so as to reduce excessive IR-drop on individual clock paths. However, none of these methods can directly and effectively reduce scan clock skews caused by the imbalanced switching activity around the clock paths for neighboring scan flip-flops in the scan chains.

In this paper, we propose *Clock-Skew-Aware Scan Chain Grouping* (CSA-SCG), a new DFT-based method for effectively reducing the risk of shift timing failures by reducing scan clock skews in partial shift during both shift-in and shift-out. To the best of our knowledge, this is the first work directly addressing excessive scan clock skews in partial shift, which significantly improves the quality of low power scan testing.

The rest of this paper is organized as follows: Section 2 introduces a flexible cost function to estimate clock skews in partial shift and formally defines the CSA-SCG problem. Section 3 describes an efficient CSA-SCG algorithm. Section 4 presents experimental results and Section 5 concludes the paper.

2. Problem Formulation

2.1. Cost Function

Let C be the set of all cells (logic gates, flip-flops, and clock buffers) in a circuit. Let $F \subset C$ be the set of all scan flip-flops and $B \subset C$ be the set of all clock buffers. Let S be the set of all scan chains in the circuit.




Fig. 3. Example of a circuit with 3 scan chains.

For each $c \in C$, a *weight factor* w(c) models the power demand to switch the cell c. Furthermore, for each pair of $c \in C$ and $b \in B$, a *proximity factor* p(b, c) models the amount of influence (between 0 and 1) the cell c has on the effective supply voltage of the clock buffer b. The *weight factor* and the *proximity factor* depend on the process technology and the power network design.

Let S' be a subset of S. Let $C(S') \subseteq C$ be the subset of cells in the circuit which contains:

- the combinational cells that are driven by the flip-flops of the scan chains in S' via logic paths,
- the clock buffers that are active while shifting the scan chains in S', and
- the flip-flops of the scan chains in S'.

 $C(S') \subseteq C$ is referred to as the *impact area* of S'.

Fig. 3 shows an example of a simple circuit with three scan chains. Scan chains s_1 and s_3 contain two flipflops, respectively, while scan chain s_2 contains one flipflop. The impact area of $\{s_1, s_2\}$ is $C(\{s_1, s_2\}) = \{ff_{11}, ff_{12}, ff_{21}, c_1, c_2, c_3, c_4, c_5\}$. The regions indicated by dotted boxes in Fig. 3 are called *aggressor regions*, and contain all cells *c* with a proximity factor p(b, c) > 0, i.e., all the cells in the circuit whose switching activity will affect the supply voltage of the clock buffer.

We estimate the IR-drop on a clock buffer $b \in B$ while the chains in S' are shifting by the following formula:

$$d(b, C(S')) = \sum_{c \in C(S')} w(c) \cdot p(b, c)$$

Let $\{ff_1, ff_2, ..., ff_n\}$ be the flip-flops in a shifting scan chain $s \in S'$. Let $B_i \subseteq B$ be the subset of clock buffers which drive the flip-flop ff_i , $1 \leq i \leq n$. We calculate the sum of the IR-drop on the clock buffers of the clock path of ff_i when the scan chains in S' are shifting by the formula:

$$d(B_i, C(S')) = \sum_{b \in B_i} d(b, C(S'))$$

Continuing the example shown in Fig. 3, for the sake of simplicity, we set w(c) = 1 for all cells, p(b, c) = 1 for cells

c in the aggressor region of b, and p(b,c) = 0, otherwise. If s_1 and s_2 shift together as a group, the IR-drop on the clock buffer c_4 is estimated by $d(c_4, C(\{s_1, s_2\})) = 2$, because among all the cells in $C(\{s_1, s_2\})$, only c_1 and c_4 affect the supply voltage of the clock buffer c_4 . Since the clock path of ff_{11} only contains one clock buffer c_4 , the total IR-drop on the clock path of ff_{11} is $d(B_{11}, C(\{s_1, s_2\})) = 2$. Similarly, the total IR-drop on the clock path of ff_{12} can be estimated by $d(B_{12}, C(\{s_1, s_2\})) = 2$.

We estimate the clock skew between two neighboring flipflops $ff_i, ff_{i+1} \in s, 1 \leq i < n$ as follows:

$$skew(ff_i, C(S')) = |d(B_i, C(S')) - d(B_{i+1}, C(S'))|$$

In Fig. 3, when s_1 and s_2 shift together, the clock skew between f_{11} and f_{12} is $skew(f_{11}, C(\{s_1, s_2\})) = 0$.

Let $F(S') \subseteq F$ be the subset of all flip-flops of the scan chains in S'. The cost of shifting a subset of scan chains $S' \subseteq S$ is determined by the pair of neighboring flip-flops which has the largest clock skew:

$$skew(S') = \max\{skew(ff, C(S')) | ff \in F(S')\}$$

It is important to note that this cost function only depends on the circuit layout and the netlist of a circuit to estimate the clock skew. Scan chain grouping under the assumption that only one group of scan chains are shifted at a time. It is independent of any specific test vectors. Therefore, any scan chain grouping algorithm based on this cost function is also test-vector-independent, making it more practical in a real test design flow.

2.2. Problem Statement

The primary goal of the proposed CSA-SCG method is to properly group scan chains to be shifted simultaneously so as to reduce the imbalance of switching activity around the clock paths for neighboring scan flip-flops in the scan chains. The grouping problem can be formulated as follows: Given a full scan design with a set of scan chains S, the cost function $skew : \mathcal{P}(S) \to \mathbb{R}$ and the number of available groups k. A grouping $G = \{S'_1, S'_2, ..., S'_k\}$ over S should be found that minimizes:

$$skew(G) = \max\{skew(S')|S' \in G\}$$

The definition of a grouping $(\bigcup_{S'\in G} S' = S, \text{ and } S_i \cap S_j = \emptyset$ for all $S_i, S_j \in G, i \neq j$) ensures that when all groups of scan chains are clocked exactly once, a complete shift cycle is executed. Therefore, the lower the cost skew(G), the lower the risk of shift timing failures.

The CSA-SCG problem is similar to the scan chain grouping for reducing local IR-drop at flip-flops [8], in that we need to find a partitioning over S subjected to the constraints on the defined cost function. We have shown in our previous work [8] that scan chain grouping for reducing local IRdrop at flip-flops is NP-complete by reducing the problem of graph k-colorability to it. This indicates that CSA-SCG is an intractable problem as well. The algorithm proposed in [8] depends on the fact that adding a scan chain into a group

Algorithm 1 Clock-Skew-Aware Scan Chain Grouping (CSA-SCG)
Input: scan chain set S , cost function $skew$, number of groups k , cost
threshold $skew_{thr}$;
Output: scan chain grouping G ;
1: $G = \emptyset$;
2: for each scan chain $s \in S$ do
3: for each group $g \in G$ do
4: if $skew(g \cup \{s\}) \le skew_{thr}$ then 5: $a_{selected} = q$
Jacietted J
6: end if
7: end for 8: if $ G < k$ and $g_{\text{selected}} = \emptyset$ then
9: $g = \{\}, G = G \cup \{g\}, g_{\text{selected}} = g$
10: else if $g_{\text{selected}} = \emptyset$ then
11: $skew_{\min} = \infty$
12: for each group $g \in G$ do
13: if $skew_{\min} > skew(g \cup \{s\})$ then
14: $skew_{\min} = skew(g \cup \{s\}), g_{\text{selected}} = g$ 15: end if
16: end for 17: end if
Spereered Spereered ()
19: $\Delta skew_{\max} = 0$ 20: for each group $q_1 \in G$ do
21: for each group $g_1 \in G$ do 21: for each scan chain $s \in g_1$ do
21: for each scale chain $s \in g_1$ do 22: for each group $g_2 \in G - g_1$ do
22. In each group $g_2 \in G - g_1$ do 23: $\Delta skew = skew(q_1) - skew(q_1 - s) + skew(q_2) -$
$\Delta skew(g_1) - skew(g_1 - s) + skew(g_2) - skew(g_2 \cup \{s\})$
24: if $\Delta skew > \Delta skew_{max}$ then
25: $\Delta skew_{\max} = \Delta skew, s_{\text{selected}} = s$
26: $g_{\text{original}} = g_1, g_{\text{target}} = g_2$
20. $g_{\text{original}} = g_1, g_{\text{target}} = g_2$ 27: end if
28: end for
29: end for
30: end for
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{l} \text{32:} \qquad \qquad$
33: end for
34: return scan chain grouping G

Fig. 4. Pseudo-code of the CSA-SCG algorithm.

can only increase the cost (maximum IR-drop at flip-flops). In CSA-SCG, however, whenever a scan chain is added into a group of scan chains S', the resulting cost skew(S') may as well decrease because increasing the switching activity around some clock buffers can actually improve the balances, leading to lower clock skews. Therefore, our previous algorithm is not applicable to CSA-SCG.

3. Clock-Skew-Aware Scan Chain Grouping

The number of scan chains can easily reach hundreds in modern large designs. However, as test time increases with the number of groups in most of the partial shift implementations, it is necessary to group a large number of scan chains into a limited number of groups. The computation time is predictably high to solve the problem with graph coloring solutions. Thus, we propose a fast and effective heuristic scan chain grouping algorithm.

The proposed algorithm for CSA-SCG (Algorithm 1) assigns each scan chain from the scan chain set S to one of the k available groups in a greedy manner. With each assignment of a scan chain into a group, the primary objective is for the cost skew to remain below a given cost threshold $skew_{thr}$. The maximum acceptable cost $skew_{thr}$ is decided by designers or DFT engineers. If a scan chain cannot be




Fig. 5. Example of clock-skew-aware scan chain grouping.

assigned to any group at a cost no greater than $skew_{thr}$, the algorithm will choose the group that results in the least cost increase. Finally, a swap procedure is applied to achieve better grouping through swapping a scan chain to another group.

The pseudo-code of the algorithm for CSA-SCG is shown in Fig. 4. First, the grouping G is initialized to an empty set, which means there are no groups yet. Next, the outer loop iterates over the set of scan chains S. In each iteration, the algorithm makes three attempts to assign the current scan chain s to a group $g \in G$. In lines 3-7, it attempts to assign s to an existing group under the condition that the cost is not greater than $skew_{thr}$. If no group can be reused, lines 8-9 generate a new group for s if the number of groups has not reached the limit k yet. As the last resort, lines 10-17 assign the scan chain to the group that results in the least amount of cost. After assigning a new scan chain to a group in line 18, the algorithm will attempt to swap (i.e., move) one scan chain from one group to another group, if this reduces the overall cost. Every scan chain currently assigned to one of the groups are considered one by one. Lines 19-22 first choose one group q_1 , then choose a scan chain s from group g_1 , and finally choose a possible target group g_2 . Line 23 calculates the reduction of skew ($\Delta skew$) for the case when scan chain s is moved from g_1 to g_2 . Lines 24-27 record the candidate swapping with the highest skew reduction in s_{selected} , g_{original} and g_{target} . Finally, lines 31-32 move the selected scan chain.

An example is shown in Fig. 5. The goal is to group the three scan chains (|S| = 3) in the example circuit shown in Fig. 3 into two groups (k = 2) with a cost limit of $skew_{thr} = 0$. In this example, the scan chain handled in the i^{th} iteration is noted as s_i . For s_1 , the grouping G is empty, a new group is added and s_1 is placed into the group. At this point, swapping does not take effect as there is only one group. For s_2 , it is placed into the same group with s_1 as this operation results in the cost $skew_2 = 0$. In this step, as there is still only one group, the swap procedure does not come into force. For s_3 , a new group is generated, because placing s_3 into the non-empty group has a cost of $skew_{temp} = 1 > 1$ $skew_{thr}$. In this step, as any chain swapping does not further reduce the cost, no chain is swapped. Finally, the output scan chain grouping is $\{\{s_1, s_2\}, \{s_3\}\}$ with the cost $skew_3 = 0$. Algorithm 1 predictably terminates after |S| iterations. In

TABLE I: Basic Statistics of Benchmark Circuits

circuit	C	F	area	S	maxlen
b17	31k	1317	0.37 mm^2	10	132
b18	103k	3020	$1.22 \ \mathrm{mm}^2$	10	302
				30	101
				50	61
b19	185k	6042	2.21 mm^2	10	605
				30	202
				50	121
b20	34k	430	$0.41 \ \mathrm{mm^2}$	10	43
b21	34k	430	$0.38 \ \mathrm{mm^2}$	10	43
b22	53k	613	0.60 mm^2	10	62

one iteration, during the grouping procedure, the cost function *skew* is evaluated at most *k* times, during the swapping procedure, *skew* is evaluated at most $(k-1) \cdot |S|$ times, making the time complexity as $O(k \cdot |S| + k \cdot |S|^2)$. Given the fact that *k* is usually a small number (less than ten) in practice, the CSA-SCG algorithm is sufficient to process large circuits which contain hundreds of scan chains.

4. Experimental Results

We conducted experiments on the six largest ITC'99 benchmark circuits to evaluate the algorithm for CSA-SCG (Algorithm 1) for its effectiveness in reducing shift clock skews. The algorithm was implemented in Java and executed on a workstation with 3.47GHz Intel(R) Xeon(R) X5690 CPU. The used memory never exceeded 4GB in the experiments. For ease of comparison, the execution time measurements were performed without thread-level parallelism.

The benchmark circuits were synthesized, placed and routed with the SAED90nm EDK Digital Standard Cell Library [23] in a standard commercial tool flow and under typical operating conditions. We used a standard full-scan test infrastructure with various numbers of scan chains for each benchmark circuit depending on its size. After scan chain insertion, a separate clock tree was generated for each scan chain so that each chain can be shifted independently from the other chains.

Table I shows the basic statistics of the synthesized circuits. Column |C| shows the number of cells in a circuit. Column |F| shows the number of flip-flops in a circuit. Column *area* shows the chip area after place and route. Columns |S| and *maxlen* show the number of inserted scan chains and the maximum chain length, respectively. We synthesized each circuit into multiple versions with different numbers of scan chains, i.e., 10, 30 and 50 chains for *b18*, *b19*; 10 and 30 chains for *b17*; 10 chains for *b20-22*. These different versions had the same number of cells and occupied almost the same amount of circuit area.

For the ease of verification, we chose rather simple parameters for the cost function. We set w(c) = 1.0 for all cells $c \in C$ in a circuit. The proximity factor p(b,c) was set to 1.0 whenever the cell c was located within 8 rows in the ydirection and 200 NAND2X1 cell-widths in the x-direction of the clock buffer b. If a cell was outside this rectangular area, the influence factor was set to 0.0. The size of the aggressor region was chosen rather large to demonstrate our algorithm with a lot of interactions between the scan chains. In practice, these weights can be readily selected by designers or test engineers based on a specific IR-drop model.

Table II compares the results of clock-skew-aware scan chain grouping (represented by 'csa') with random scan chain grouping (represented by 'rnd') used in most partial-shiftbased low-power testing schemes. This table shows the reduction effects on the cost defined in Subsection 2.1 for estimating the clock skews between neighboring scan flipflops in the scan chains for different benchmark circuits. The first two columns show the circuit name and the number of scan chains. Column k = 1 shows the estimated clock skew when all scan chains are shifted simultaneously, i.e. the value of skew(S). The results for various numbers of scan chain groups are shown in the remaining columns. In the experiments, $skew_{thr}$ for *b17-b19* was set to skew(S). For b20-b22, the $skew_{thr}$ was set to 70% of skew(S), as using skew(S) did not constrain the grouping algorithm enough and resulted in all the scan chains being grouped into the same group. For each group count k, sub-column $G_{\rm rnd}$ shows the cost of random grouping, $skew(G_{\rm rnd})$ (average over 128 random groupings). As our goal is to reduce clock skew in partial shift, we use a reduction ratio relative to the cost of random grouping, $skew(G_{csa})$, for the columns $\Delta G_{\rm csa}$:

$$\Delta G_{\rm csa} = 100\% \cdot \left(\frac{skew(G_{\rm csa}) - skew(G_{\rm rnd})}{skew(G_{\rm rnd})}\right)$$

The reduction ratio is negative when the cost is reduced and positive when the cost is increased compared to random grouping. It can be seen from Table II that, in most cases, the average cost of random grouping was much higher than skew(S). This confirms that partial shift can actually increase shift clock skews, resulting in higher risk of shift timing failures, if scan chains are not properly grouped. It can also be observed from Table II that, in all cases, the proposed method achieved better results than random grouping, especially for larger circuits. Table II also shows that the proposed method provided a continuous improvement with the number of groups. Furthermore, even with 2 available groups, the reduction ratios (ΔG_{csa}) exceeded 30% in most cases. This is an important finding as test time increases with the number of groups in various DFT implementations. Finally, sub-columns t_{csa} show the execution time of the proposed algorithm. Table II shows that even for the biggest circuit b19, the execution of the proposed algorithm was completed within several minutes.

In summary, the experimental results clearly demonstrated the following important points:

• Although partial shift can effectively reduce average shift power, it may actually increase shift clock skews (thus resulting in higher risk of shift timing failures) if

TABLE II: Reduction in Estimated Clock Skew by CSA-SCG

circuit	S	k = 1	k = 2		k = 3		k = 4			k = 5				
			$G_{\rm rnd}$	$\Delta G_{\rm csa}$	$t_{\rm csa}$	$G_{\rm rnd}$	$\Delta G_{\rm csa}$	$t_{\rm csa}$	$G_{\rm rnd}$	$\Delta G_{\rm csa}$	$t_{\rm csa}$	$G_{\rm rnd}$	$\Delta G_{\rm csa}$	$t_{\rm csa}$
b17	10	892	1187	-31%	1.1s	1464	-49%	2.0s	1606	-58%	2.0s	1694	-60%	2.7s
b18	10	1981	2419	-34%	2.3s	2453	-35%	3.4s	2494	-32%	4.5s	2496	-36%	5.2s
	30	830	1427	-45%	12s	1597	-55%	21s	1719	-46%	29s	1696	-50%	32s
	50	943	1043	-44%	34s	1132	-42%	60s	1167	-48%	1.2m	1179	-51%	1.6m
b19	10	1291	3048	-34%	6.3s	3166	-30%	6.8s	3198	-30%	9.9s	3225	-38%	17s
	30	1382	2226	-40%	31s	2583	-42%	56s	2642	-43%	1.0m	2769	-46%	1.4m
	50	1169	1770	-45%	1.5m	2058	-48%	2.4m	2107	-46%	2.7m	2170	-51%	3.5m
b20	10	788	658	-48%	0.2s	657	-34%	0.2s	661	-48%	0.3s	684	-42%	0.2s
b21	10	612	631	-18%	0.3s	648	-20%	0.3s	671	-23%	0.3s	699	-26%	0.5s
b22	10	903	881	-5%	0.3s	873	-4%	0.5s	867	-3%	0.4s	862	-2%	0.3s

scan chains are not properly grouped.

• The proposed algorithm for clock-skew-aware scan chain grouping can effectively reduce the maximum clock skew between neighboring scan flip-flops in the scan chains.

The proposed algorithm guides scan chain grouping by a static or structural cost metric, which is calculated from circuit layout and scan chain grouping regardless of test vectors. As a result, the proposed algorithm is fundamentally fast, making it highly scalable for large industrial circuits.

5. Conclusions

Partial shift is a widely-used technique to mitigate shift power problems; however, it may worsen shift clock skews, thus increasing the risk of shift timing failures, if scan chains are not properly grouped. We have proposed a flexible cost function to estimate shift clock skews based on only structural information. We have further proposed an effective method, namely *Clock-Skew-Aware Scan Chain Grouping* (CSA-SCG), for properly grouping scan chains so as to reduce shift clock skews. Experimental results have demonstrated that the proposed method reduced the estimated shift clock skew by up to 60% and in most cases over 30%. The proposed method is also fast and highly scalable.

Future work includes: (1) conducting circuit-level full-timing simulations to further evaluate the capability of the proposed method, and (2) implementing the proposed method into an existing test design flow.

Acknowledgments

This work was supported in part by JSPS Grant-in-Aid for Scientific Research (B) #17H01716 and Grant-in-Aid for Young Scientists #18K18026.

References

- [1] L.-T. Wang et al., VLSI Test Principles and Architectures: Design for Testability. Morgan Kaufmann, Jun. 2006.
- [2] J. Saxena *et al.*, "A case study of IR-drop in structured at-speed testing," in *Proc. IEEE ITC*, Sep. 2003, pp. 1098–1104.
- [3] X. Wen et al., "On low-capture-power test generation for scan testing," in Proc. IEEE VTS, May 2005, pp. 265–270.

- [4] P. Girard et al., Power-Aware Testing and Test Strategies for Low Power Devices. Springer, 2010.
- [5] Y. Huang *et al.*, "Intermittent scan chain fault diagnosis based on signal probability analysis," in *Proc. DATE*, Feb. 2004, pp. 1072– 1077.
- [6] M. Chen *et al.*, "Diagnosing scan chain timing faults through statistical feature analysis of scan images," in *Proc. DATE*, Mar. 2011, pp. 185–190.
- [7] R. Saleh *et al.*, "Clock skew verification in the presence of IR-drop in the power distribution network," *IEEE TCAD*, vol. 19, no. 6, pp. 635–644, Jun. 2000.
- [8] Y. Zhang *et al.*, "Scan chain grouping for mitigating IR-drop-induced test data corruption," in *Proc. IEEE ATS*, Nov. 2017, pp. 140–145.
- [9] X. Lin et al., "Scan shift power reduction by freezing power sensitive scan cells," JETTA, vol. 24, no. 4, pp. 327–334, Aug. 2008.
- [10] L. Whetsel, "Adapting scan architectures for low power operation," in *Proc. IEEE ITC*, Oct. 2000, pp. 863–872.
- [11] Z. Jiang *et al.*, "A novel scan segmentation design for power controllability and reduction in at-speed test," in *Proc. IEEE ATS*, Nov. 2015, pp. 7–12.
- [12] R. Sankaralingam et al., "Reducing power dissipation during test using scan chain disable," in Proc. IEEE VTS, Apr. 2001, pp. 319– 324.
- [13] R. Wang *et al.*, "A programmable method for low-power scan shift in SoC integrated circuits," in *Proc. IEEE VTS*, Apr. 2016.
- [14] T. Yoshida et al., "MD-SCAN method for low power scan testing," in Proc. IEEE ATS, Nov. 2002, pp. 80–85.
- [15] Y. Yamato *et al.*, "A novel scan segmentation design method for avoiding shift timing failure in scan testing," in *Proc. IEEE ITC*, Sep. 2011, Paper 12.1.
- [16] A. Chandra *et al.*, "A unified approach to reduce SoC test data volume, scan power and testing time," *IEEE TCAD*, vol. 22, no. 3, pp. 352–363, Mar. 2003.
- [17] K. M. Butler *et al.*, "Minimizing power consumption in scan testing: pattern generation and DFT techniques," in *Proc. IEEE ITC*, Oct. 2004, pp. 355–364.
- [18] J. Li *et al.*, "iFill: An impact-oriented X-filling method for shiftand capture-power reduction in at-speed scan-based testing," in *Proc. DATE*, 2008, pp. 1184–1189.
- [19] K. Noda *et al.*, "Power and noise aware test using preliminary estimation," in *Proc. DATE*, Apr. 2009, pp. 323–326.
- [20] S. Holst *et al.*, "Analysis and mitigation of IR-drop induced scan shift-errors," in *Proc. IEEE ITC*, Oct. 2017, Paper 3.4.
- [21] Y. Bonhomme *et al.*, "A gated clock scheme for low power scan testing of logic ics or embedded cores," in *Proc. IEEE ATS*, Nov. 2001, pp. 253–258.
- [22] Y.-C. Huang *et al.*, "Test clock domain optimization to avoid scan shift failure due to flip-flop simultaneous triggering," *IEEE TCAD*, pp. 644–652, Apr. 2013.
- [23] R. Goldman et al., "Synopsys' open educational design kit: Capabilities, deployment and future," in Proc. IEEE ICMSE, Jul. 2009, pp. 20–24.