Sitemap
- Fakultät
- Home
- Institut
- Lehre
- Abteilungen
- Rechnerarchitektur
- Kontakt
- Über uns
- Mitarbeiter
- Verfügbare Jobs
- HIWI Jobs
- Kurse
- Open Seminar
- Themen für Diplomarbeiten
- Realistic gate model for efficient variation-aware timing analysis of very deep submicron CMOS circuits
- Parallel Aging Analysis
- Pattern Retargeting for IJTAG Scan Networks
- Evaluation of Software-based Control Flow Protection on GPGPU Architectures
- Fault Tolerant Routing Algorithm for fully- and partially-defective NoC switches
- Micro Architecture for Fault Tolerant NoCs
- Using NoC as TAM for Online Switch Diagnosis
- Evaluation of Multiple Polynomials for Deterministic Self Test
- Fault Simulation for Reconfigurable Architectures
- Emulation of automotive complex systems-on-chips
- Machine Learning Methods for Fault Classification
- Simulation-based aging analysis
- Modeling of Design-for-test infrastructure in complex Systems-on-chips. (copy 1)
- Projekt INF
- Abgeschlossene Diplomarbeiten
- Abgeschlossene Projekte von Studenten
- Projekte
- Publikationen
- Kooperationen
- Eingebettete Systeme
- Rechnerarchitektur
- Forschung
- Sonstiges
- Aktuell
- Impressum