Generating Pseudo-Exhaustive Vectors for External Testing

S. Hellebrand, H.-J. Wunderlich, O. F. Haberl

Institute of Computer Design and Fault Tolerance (Prof. Dr.-Ing. D. Schmid) University of Karlsruhe P. O. Box 6980, D-7500 Karlsruhe F. R. Germany

Abstract

In the past years special chips for external test have been successfully used for random pattern testing. In this paper a technique is presented to combine the advantages of such a low cost test with the advantages of pseudo-exhaustive testing, which are an enhanced fault coverage and a simplified test pattern generation.

To achieve this goal two tasks are solved. Firstly, an algorithm is developed for pseudo-exhaustive test pattern generation, which ensures a feasible test length. Secondly, a chip design for applying these test patterns to a device under test is presented. The chip is programmed by the output of the presented algorithm and controls the entire test. The technique is first applied to devices with a scan path and then extended to sequential circuits. A large number of benchmark circuits have been investigated, and the results are presented.

Keywords: pseudo-exhaustive test, built-off test, external low cost test.

1. Introduction

Using built-in self-test (BIST) techniques, a high speed test can be performed without an expensive automatic test equipment, and the test equipment on chip can be used for the fault diagnosis of the system. Significant hardware savings are obtained, if the self-test circuitry is partly implemented externally on a special chip, which performs test control, test pattern generation and evaluation. The basic structure of such a chip is shown in figure 1.

Such an external test chip for generating random patterns was proposed in [3, 8, e.g.]. Higher fault coverages and shorter test

times are possible using weighted random patterns; pertinent external test systems were presented in [20, 22]. Practical experience has shown that they allow faster testing than a conventional method. If they are mounted on board together with the circuit to be tested, they can also be used for fault diagnosis later on.



Figure 1: Special chip for a low cost external test (CUT denotes circuit under test).

In this paper, a chip for generating pseudo-exhaustive test patterns is presented. The pseudo-exhaustive test of combinational circuits has been proposed to enhance fault coverage and to simplify test pattern generation [13, 14]. For each output o of a combinational circuit C the cone C(o) is the minimal subcircuit containing all predecessors of o. A pseudo-exhaustive test set for C is a set of test patterns which includes an exhaustive test set for each cone C(o). Within the cones all combinationally faulty functions are detected. A pseudo-exhaustive test set is significantly smaller than an exhaustive test set, if the cones are sufficiently small. To guarantee this property, design algorithms are available [e.g. 11, 15, 17]. The pseudo-exhaustive test of a sequential circuit can be obtained via a pseudo-exhaustive test of an equivalent combinational circuit [24].

In order to combine the advantages of external low-cost testing and pseudo-exhaustive testing, two tasks have been solved:

- An algorithm has been developed to generate pseudoexhaustive test sets and to encode them into a compact representation.
- A chip has been designed and fabricated, which can be programmed with the information obtained in step 1) and generates the corresponding pseudo-exhaustive test set.

The algorithm of step 1) determines groups of cones that can be exhaustively tested in parallel. A pseudo-exhaustive test is provided by the successive test of these test groups. As two arbitrary cones can always be simultaneously tested, we obtain $m \cdot 2^{w-1}$ as an upper bound for the size of the test set. Here m denotes the number of outputs of the circuit and w the maximum number of inputs of the cones. For most conventional pseudo-exhaustive BIST approaches, only smallest upper bounds bigger than $m \cdot 2^w$ can be derived [10].

For each group the test patterns are generated by a switch-matrix which is fed by a w-bit counter. The information generated in step 1) is used to control the switch-matrix. It is stored in an embedded RAM (see fig. 2). The results generated by the new algorithm of step 1) can also be used for the multiplexer or reconfigurable counter design proposed in [19], but by using the programmable chip of figure 2 we get a more flexible solution.



Figure 2: Basic structure of the external test chip.

In section 2 we will start with a formal definition of a pseudoexhaustive test set. Then the notion of simultaneously testable cones will be made more precise in section 3. As the problem to find a minimal number of test groups will turn out to be npcomplete, a fast heuristic will be developed. Subsequently in section 4 we will describe the design of the proposed test chip in more detail. In section 5 we will show, how this approach can be extended to the pseudo-exhaustive test of sequential circuits. Finally we will present some experimental results. It will be demonstrated that, together with the appropriate segmentation tools, our approach yields an effective pseudo-exhaustive test for all well-known ISCAS-benchmark circuits [6].

2. Basic definitions and facts

In the following we only consider circuits with a complete scan path. The extension to sequential circuits is discussed in section 5.

For the purpose of pseudo-exhaustive pattern generation it is sufficient to know for each output the set of inputs it depends on. In [14] this information is represented by a matrix, the socalled dependence matrix. We describe the input-output relationship by account of the set of inputs.

Definition Exact C be a combinational circuit with a set I of inputs and a set O of outputs. For each $o \in O$ let I(o) denote the set of inputs of the cone C(o). The set I(o) form a cover $:= (I(o))_{o \in O}$ of I, i.e. $\bigcup_{o \in O} I(o) = I$. is called the *characteristic cover* of C.

For the example circuit of figure 3 the characteristic cover is $(\{1,2,3\}, \{2,3,4\}, \{1,4,5\}, \{1,4,6\}).$



2, and for a finite set M we define the vector pace $\mathbb{F}_2^M := \{(x_i)_{i \in M} \mid \forall i \in M \ x_i \in \mathbb{F}_2\}$. For $M := \{1, \dots, m \subset \mathbb{N} \$ we write \mathbb{F}_2^m instead of \mathbb{F}_2^M .

A pseudo-exhaustive test set $T \subset IF_2^I$ for methods an exhaustive test set for each set I(o). So for each $o \in O$ we have to consider those components of elements in T corresponding to I(o).

Definition 2: Let I be a finite set and $J \subset I$. The matrices $pr_J : \mathbb{F}_2^I \to \mathbb{F}_2^J$, $pr_J(x)_j := x_j$ for $i \in J$, is called the projection from \mathbb{F}_2^I onto \mathbb{F}_2^J .

With definition 2 a set $\mathbf{r} \subset \mathbf{F}_2^{\mathbf{I}}$ holdes an exhaustive term for I(o), if the projection $\mathbf{F}_{-1(o)}$ $\mathbf{T} \to \mathbf{F}_2^{\mathbf{I}(o)}$ is supertivative to we can define a pseudo-mhaust context test set for as the west.

Definition 3: Let set $T \subset IF_2^I$ called $o \in O$ the projection = $(I_{O})_{0 \in O}$ be a characteristic $(I_{O})_{0 \in O}$ be a characteristic $(I_{O})_{0 \in O}$ pseudo-exhaustive test set for , if I_{O} pr_{I(O)} : T \rightarrow IF^{I(O)} are surjective.

We can implediately construct a pseudo-exhaustive test set $T \subset IF_2^I$ for \neg , if therefore for each $o \in O$ an injective mapping $e_{I(o)}$: $IF_2^{I(o)} \rightarrow IF_2^I$ by

$$e_{I(o)}(x)_{i} := \begin{cases} x_{i} & \text{if } i \in I(o) \\ 0 & \text{else} \end{cases}$$

and set $T := \bigcup_{o \in O} e_{I(o)}(\mathbb{F}_2^{I(o)})$. Obviously the projections $pr_{I(o)} : T \to \mathbb{F}_2^{I(o)}$ are surjective by construction of T. This construction can be implemented as a successive test of the sets I(o), e.g. using reconfigurable counters [19]. The size of T is estimated by $2^W \le |T| \le |O| \cdot 2^W$ for $w := \max_{o \in O} |I(o)|$.

To reduce the length of a pseudo-exhaustive test, several techniques of "pattern compaction" have been developed [e.g. 1, 12, 14]. The problem of finding a pseudo-exhaustive test set of minimal size is np-complete [18].

The starting point of the presented approach is the idea of "partitioning dependence matrices" suggested in [14]. Therefore we briefly sketch the underlying concepts: The set I of inputs is partitioned into subsets, which can share the same signal during the test. For the example circuit of figure 3 this is illustrated by figure 4.

Inputs 2 and 6 of the example circuit share the same test signal, and a pseudo-exhaustive test set T is produced by a 5-bit counter. In the following this is made more precise.



Lemma 1: Let $:= (-, -)_{0 \in O}$ be a characteristic over. If there is a mapping $\varphi : I \to \{1, ..., r\}$, such that $|\varphi(f(0))| = |f(0)|$ for all $o \in O$, then there exists a partition $:= (-p)_{1 \in P \le r}$ of I into r sets compatible with the compacteristic cover.

Proof: The desired p is not r sets is defined by $Z_{\rho} := \{i \in I \mid \phi(i) = r\}$, the s

Theorem 1: Let $:= (\Box_{i})_{0}$ be archaecteristic cover, and let $\varphi : I \to \{1, ..., r\}$ be a morphing ith $|\varphi I(o)\rangle| = |I(o)|$ for all $o \in O$. If $T \subset IF_2^r$ is a pseudo characteristic cover $\varphi = (\varphi(o)))_{o \in O}$ and if $e : IF_2^r \to IF_2^l$ is defined by $e(x)_i = x_{\phi(i)}$ then $e(T) \subset IF_2^l$ is a pseudo-exhaustive test set for .

Proof: By construction.

3 the For the example circuit of figu lapping φ $\{1,...,5\}$, defined by $\varphi(i) := 1$,...,5 = 3, - i satisfies the condition of lemma 1 and rovides a rti n of I into 5 sets compatible with the characteristic cover. The duced characteristic cover is $\varphi := \{1, 2, 3\},\$ $1,4,5\},$ $\{1,4,2\}$). A pseudo-exhaustive test set for $_{\odot}$ cal generated

redu



Problem CP (formatible Partitioning):

Let $:= [0, 0]_{0 \in O}$ be a characteristic cover, $r \in \mathbb{N}$. Is there a mapping $\varphi: I \to \{1,...,r\}$, such that $|\varphi(I(o))| = |I(o)|$ holds for all $o \in O$?

Hirose and Singh have shown that this is an np-complete problem [12]. Their proof is a reduction of the graph-coloring problem [9]. For the solution of CP they suggested an exact algorithm as well as a fast heuristic. Another heuristic was proposed in [2].



conter is quired to genera do-exhaustive test set for a ps . Undernately, if it is not possible to keep r below a certain limit (e.g. $r \le 20$), this technique is longer feasible, because the test time increases experiential with r. This problem can be overcome, if the cover is defined into groups, such that each group can be tested by a w-bit counter $(w \ge \max_{o \in O} |I(o)|)$.

he overall test set, which is e groups, is kept small. First input sets can be tested by a

> characteristic cover, n of input sets mapping $\pi_{\rm P}$: I \rightarrow $o \in P$.

the characteristic deri {1,2} provides a e function π_{P} : {1,...,6}

 ≤ 3

≤ 6

estable, then the theorem 1 we obtain a pseudoexhaustive test set T for P as the image of \mathbb{F}_2^w under the injection of \mathbb{F}_2^w and \mathbb{F}_2^w and tive mapping $e_P: \mathbb{F}_2^w \to \mathbb{F}_2^{Ip}, \ e_P(x_i):=x_{\pi_P(i)}.$ \mathbb{F}_2^w can be get erated by a w-bit counter, and $T = e_P(IF_2^w)$ is applied to P if the counter outputs and the circuit inputs IP are connected corresponding to $\pi_{\rm P}$. In figure 5 this is demonstrated for the outputs $P = \{1,2\}$ of the example circuit of figure 3:



Figure 5: Test generation for a group of input sets.



Lemma 2: Let $:= (1, \dots)_{0 \in O}$ be a characteristic cover, and let $w \in IN$. Furthermore let the strong outputs be partitioned into g subsets P_1 , P_2 uch that P_{γ} indicates table for all $\gamma = 1, \dots, g$. With π_{γ} motion the corresponding mapping $I \rightarrow \{1, \dots, w\}$, an injective model $e_{\gamma} : IF_2^w \rightarrow IF_2^I$ is defined by $e_{\gamma}(x)_i := x_{\pi_{\gamma}(i)}$ for each $\gamma = 1, \dots, g$. Then $\overline{T} := \lim_{t \to T_g} e_{\gamma}(IF_2^w) \subset IF_2^I$ is a pseudo-exhaustive test set for

Proof: By construction.

Hence a pseudo-exhaustive test can be generated by a w-bit counter if for each group of w-testable input sets the connections between the counter outputs and the inputs I are adapted corresponding to the mapping π_{γ} . A self-test configuration based on this fact was presented in [19]. The new test generation algorithm to be produced can be used for an efficient design of this structure. This is no f the generated test set is $g \cdot 2^w$. Hence we have to requce the number g of intestable groups of cones, and solve the following decision, robust.

Problem MCD Multiple Comparable Partitions): Let $:= (\mathbf{w})_{o \in O}$ be a characteristic cover. Furthermore let $w \ge \max_{o \in O} |I(o)|$ and g min. Cont O be partitioned into g subsets $P_1,...,P_g$, such that P_{γ} interestable for all $\gamma = 1,...,g$?

For g = 1 this problem specializes to problem CP treated in section 2. As a consequence we have

Theorem 2: Problem MCP is recomplete.

Because of the complexity of p exact solution. Instead of hat w iteratively constructs group of the following theorem:

olem MCP we refrain from an suggest a fast heuristic, which -testable cones. It is base

Theorem 3: Let $:= ((A))_{o \in O}$ be a characteristic ov $w \in IN$. Let $P \subset O$ be a subset of outputs, such that Pw-testable, and let $p^* \in O \setminus P$ with $|I(p^*)| \leq w$. If there exists an $o^* \in P$, such that $I(p^*) \cap I_P$ w $I(o^*)$, then $P \cup \{p^*\}$ is we testable, too.

Proof: Let $\pi : I \to \{1,...,w\}$ be a mapping, such that $|\pi(I(o))| = |I(o)|$ for each $o \in P$. We construct a mapping $\tilde{\pi} : I \to \{1,...,w\}$ as follows:

i) For $i \in I_P$ we set $\tilde{\pi}(i) := \pi(i)$.

ii) Let i ∈ I(p*). For i ∈ I(p*) ∩ I_P the mapping π̃ is already defined and since I(p*) ∩ I_P w I(o*), we have |I(p*) \ I_P| = |I(p*)| - |I(p*) ∩ I_P| = |I(p*)| - |π̃(I(p*) ∩ I_P)| ≤ w - |π̃(I(p*) ∩ I_P)|. Thus we can extend π̃ to a mapping π̃ : I_{P∪{p*}} →

Thus we can extend π to a mapping $\pi : I_{P \cup \{p^*\}} \rightarrow \{1,...,w\}$ with $|\tilde{\pi}(I(p^*))| = |I(p^*)|$.

iii) For $i \in I \setminus I_{P \mapsto \{p^*\}}$ we set $\tilde{\pi}(i) := 1$. qed. Theorem 3 provide a simple criterion of decide whether a set $I(p^*)$ can be added to a w-test the group of input sets without disturbing we particulate. By:= (3.4), in the

disturbing wiest let $P := \{3, 3\}$ 4 in the ility nco example circuit have I 4, 5, 6and I(p*). and since {3.4 B-testable e algo-{2. rithm of figure 6 use ne cr ion of theore mine a w-testable system P of it sets. procedure w testable group (,w, $P := \emptyset;$

choose p^* with $|I(p^*)| = \max_{Q \in O} |I(o)|$; $P := \{p^*\}, O := O \setminus \{p^*\}$; while $p^* \in O$ exists with $I(p^*) \cap I_P \le I(o^*)$ for $o^* \in P$ and $|I(p^*)| \le I_P|$; choose such a p^* with minimal $|I(p^*) \cup I_P|$; $P := P \cup \{p^*\}, O := O \setminus \{p^*\}$; end;



The input data required are the characteristic cover and value for $w \ge \max_{o \in O} |I(o)|$. In each step we choose u^* ich that $|I(p^*) \cap I_p|$ is minimal. Thus we try to maximized in main egrees of freedom inducced is stores of the algorithm of figure bases the procedure of divide the anticic cover into w-testate grows. **procedure** $w := \max_{i=0}^{\infty} |I_i \cap I_i| = \max_{i=0}^{\infty}$

Figure 7: Algorithm to identify groups of w-testable input sets.

Input of the procedure is the characteristic cover . Tł lue o w is adjusted to the smallest possible value. The roced returns the required number g of groups, and a list ing the corresponding subsets $P_{\gamma} \subset O$.

Applied to the example circuit of figure 3 the above algorithm proceeds as follows. The variable w is set to $\max |I(o)| = 3$. For g=1 first p*=1 is chosen. As $I(1) \cap I(2) \subset I(1)$ and $|I(1) \cup I(2)|$ is s aller that $|I(1) \cup I(3)|$ and $|I(1) \cup I(4)|$, in hosen. Since $I(3) \cap I_{\{1,2\}} =$ î 15 the next s 1) and $\{1,4\} \not\subset I(2)$ the first $I(4) \cap I$ 4} ⊄ cannot be enlarged. For g = 2 the group of 3 ed in a group and the algorithm sets I(3) and I(4 re_colle on into 2 w-testable groups of input stops. sets {1,2 {3.4

The number g determined by this procedure always satisfies the inequality $g \leq \lceil \frac{|0|}{2} \rceil$, because of a corollary of theorem two arbitrary outputs $p,q \in O$ the system of input sets w-testable, if $\max\{|I(p)|, |I(a)|\} \le w$. The procedure $\max\{|I(p)|, |I(a)|\} \le w$. effort of O(|O|3).



Algorithm making use of theorem 1. Figure 8:

pplied to the examp circuit of figure 3, for g rithm first determine a reduced characteristic cover $_{\phi}$ o the cover σ defined in section 2 is obtained as a sult, 1 cedure w_testable_group is called with $\{2,3,4\}, \{1,4,5\}, \{1,4,2\}$). In the first step p*=1 In the second step either 2 or 4 can be chosen $|I(1) \cup I(4)| = |I(1) \cup I(2)| < |I(1) \cup I(3)|$ f p* sen, $I_{\{1,4\}} = \{1,2,3,4\}$ and the w-testable enlarged by I(3). But it is not possible to add I(2) to For g = 2 the only remaining set is I(2) The algorithm are the two w-testable groups $\{1,3\}$ hd

pro-

ic

1,2,3

To provide all the information which is needed to g pseudo-exhaustive to a for a characteristic cover , the algorithms of figu s 6 at 7 must be extended. For each P_{γ} the corresponding mappings γ must be determined. In the procedure w_testable_group f figure 6, π_{γ} is initialized with $\pi_{\gamma}(i) := 1$ for all $i \in I$ and in each step of the iterative construction of P_{γ} the allowing procedure is called mediately after the choice of a suitable p*:

> $\begin{array}{l} \textbf{procedure update}_\pi_{\gamma} \ (P,p^{*},\pi_{\gamma}\\ I^{*}:=I(p^{*}) \setminus I_{P}; \ k:=|I^{*}|; \end{array}$ choose an enumeration {i1,. $W^* := \{1, \dots, w\} \setminus \pi(I(p^*) \cap I_P)$ choose an enumeration {j for k := 1 to k do $\pi_{\gamma}(i_k) := j_k;$



Figure 9: Procedure which updates the mapping π_{γ} .

If the algorithm of figure 8 is used, the required information is described by $\pi_{\gamma}' := \pi_{\gamma} \circ \varphi$.

With these data, a pseudo-exhaustive test se an be onstructed according to lemma 2. A possible represent f the data required for test generation is a matrix $TG = (t_{\gamma i})$ ith entries $t_{\gamma i} := \pi_{\gamma}(i) \ (\pi_{\gamma}'(i) \text{ respectively}).$ TG is lied the test generation matrix of the characteristic cover

This way pseudo-exhaustive test sets were derived for a large number of example circuits, in particular for all the ISCASbenchmark circuits. In all the cases, only a small number g of groups and moderate test lengths were required. The results are discussed in section 6.

4. Design of the external test chip

The required information for test generation can be represented in the compact form of a test generation matrix TG. The information can be stored in an embedded RAM and this way can be used to control the test generation done by a w-bit counter. In the following we describe the design in more detail. The basic components are a RAM, a register to store the number g of wtestable groups of input sets and the number of primary inputs and scan elements, a w-bit counter, a switch matrix controlled by a decoder, a shift register and a test control unit. We omit to describe the process of test evaluation, which is carried out by a signature analysis register SA as seen in figure 10.



Figure 10: External pseudo-exhaustive test by the developed chip.

As explained above, the RAM contains the test generation matrix $TG = (t_{\gamma i})$. Each row corresponds to a w-testable group of input sets. The test control unit is a finite state machine realizing the following test schedule: For the test of each group of w-testable sets, the w-bit counter cycles through all possible 2^w states. For each state of the counter the primary inputs and the scan path elements of the CUT must be supplied with the contents of the corresponding counter stages. For an input i the element $t_{\gamma i} = \pi_{\gamma}(i)$ is chosen by the decoder, and the contents of the $t_{\gamma i}$ -th stage of the counter are shifted into the shift-register SR. Starting with the scan path elements this is done successively for all inputs. The serial output of the shift-register SR is connected to the scan data input (SDI) of the CUT and the stages of SR are connected to the primary inputs of the CUT.

The test pattern is applied to the CUT, when all bits have been shifted into the scan path. SR then contains the pattern to be applied to the primary inputs.

The counter-overflow is used to indicate that the test of a group of input sets is finished. The test is completed when all the g w-testable groups have been treated. Figure 11 summarizes the test schedule in a short algorithmic description. The set I of inputs of the CUT is regarded as the union $PI \cup PPI$ of primary inputs (PI) and pseudo-primary inputs (PPI) corresponding to the scan path elements.

for
$$\gamma := 1$$
 to g do

for c := 0 to $2^{w}-1$ do

for i ∈ PPI do

shift SR:

shift the contents of the $\pi_{\gamma}(i)$ -th counter stage into SR; for $i \in PI$ do

shift the contents of the $\pi_{\gamma}(i)$ -th counter stage into SR; while the scan path is not yet completely loaded **do**

activate the system clock of the CUT;

switch to the next state of the counter;

end.

Figure 11: Test schedule for the external pseudo-exhaustive test.

The procedure of figure 11 yields an overall test time which is directly proportional to $|I| \cdot g \cdot 2^w$.

A further speed-up is possible, if the scan path elements and the primary inputs of the CUT are treated simultaneously, but this requires to divide the test generation matrix into two separate matrices for primary inputs and scan elements. The test control unit becomes more complicated, because the loading of the scan path and of a shift register for the primary inputs has to be synchronized. The chip area occupied by the test control unit increases and the RAM must be made smaller. Because of this trade-off we decided to realize the basic structure shown in figure 10.

For the concrete implementation w = 16 and a 2048×8 -bit RAM have been chosen, such that all circuits with $|I| \le 512$ and up to 8 w-testable groups of input sets can be dealt with. In order to make our approach feasible for larger circuits the RAM can be supplemented by an external RAM and the shift-register SR can be connected to an external shift-register. The testing time can be reduced by slightly modifying the test schedule. For each group of input sets belonging to a subset $P_{\gamma} \subset O$ of



outputs, the value $w_{\gamma} = \max_{o \in P_{\gamma}} |I(o)| \le w$ is determined. If $w_{\gamma} \le w$ holds, it is sufficient to cycle through the first $2^{w_{\gamma}}$ states of the counter in order to test the group γ .

The chip has been designed using the VENUS CAD-system for standard cell design [5].

In the next section we describe how our approach can be extended to provide a pseudo-exhaustive test for sequential circuits.

5. Extension to sequential circuits

In [24] the concept of a pseudo-exhaustive test for sequential circuits with an acyclic dataflow was developed. For the test of sequential circuits, pattern sequences have to be applied. A pseudo-exhaustive set of pattern sequences for synchronous circuits without feedback loops is derived from a pseudoexhaustive test set for an equivalent combinational circuit, the so-called combinational representation. The maximal number of flip-flops on a path from the primary inputs to the primary outputs within the acyclic circuit C is denoted by r. Since C is acyclic, each state is reachable in at most r+1 steps, ar it is sufficient to apply pattern sequences of length r+1 in detect a combinational fault. To construct the comb ation resentation of C, Roth's approach of time frame. mo ied. such that for each time step only a part of the circuit is c ied. Thus an equivalent combinational circuit with {0,...,r} of inputs and chare b))_{o∈O} is ristic cover obtained.

Definition 7: Let C be sevential circuit with inputs I and outputs O, and let r denote the naximal number of flip-flops in a path from the minimum inputs to the primary outputs. Furthermore, let $\overline{} := (-, -))_{o \in O}$ be the characteristic cover of the combinational representation. A set T w $\mathbb{F}_2^{I \times \{0, ..., r\}}$ is called a set of pseudo-exhaustive pattern sequences for C, if $\overline{T} := \operatorname{pr}_{\overline{1}}(T) \subset \mathbb{F}_2^{\overline{1}}$ is a pseudo-exhaustive test set for $\overline{}$.

To apply a pattern sequence $b \in IF_2^{I \times \{0,...,r\}}$ to C, at each time step t, $0 \le t \le r$, the pattern $b_t := pr_{I \times \{t\}}(b)$ has to be applied.

In order to compute a pseudo-exhaustive set of patter sequences for a circuit C, first the characteristic cover is determined. Then the algorithm presented in section 3 is used to determine a pseudo-exhaustive test set \overline{T} for an and corresponding test generation matrix TG. With the function

$$e: \mathrm{IF}_{2}^{\overline{I}} \to \mathrm{IF}_{2}^{\mathrm{I} \times \{0, \dots, r\}}, \left\{ \begin{array}{cc} x_{(i,t)} & \text{if } (i,t) \in \ \overline{I} \\ 0 & \text{else} \end{array} \right.$$

a set $T := e(\overline{T})$ of pseudo-exhaustive pattern sequences according to definition 7 is obtained.

During test execution the elements of T must be transformed into sequences, i.e. each $b \in T$ must be divided into the patterns $pr_{I \times \{0\}}(b),...,pr_{I \times \{r\}}(b)$ to be applied successively. Since TG is computed by the methods developed in section 3, the pseudo-exhaustive test set \overline{T} for \overline{C} can be generated by the hardware described in section 4.

To construct T and to divide the elements of T into pattern sequences, it is necessary to store how the columns of TG correspond to inputs of C at different time steps. Furthermore, the chip control unit has to distinguish between primary inputs of C and scan elements at each time step. These straightforward extensions are also implemented into the chip reported. The test schedule for this operation mode is sketched in figure 12.

```
for \gamma := 1 to g do
```

for c := 0 to $2^{w}-1$ do for t := 0 to r dofor all scan elements i do if $(i,t) \in \overline{I}$ then shift the contents of the $\pi_{\gamma}(i,t)$ -th counter stage into SR else shift 0 (or the contents of an arbitrary counter stage) into SR; for all primary inputs i do if $(i,t) \in \overline{I}$ then shift the contents of the $\pi_{\gamma}(i,t)$ -th counter stage into SR else shift 0 (or the contents of an arbitrary counter stage) into SR; while the scan path is not yet completely loaded do shift SR; activate the system clock of the CUT; switch to the next state of the counter;



6. Experimental results

To investigate the efficiency of the algorithm presented in section 3, the ISCAS c-benchmark circuits were segmented [11]. The cones of the modified circuits have at most 16 inputs. Table 1 shows the circuit characteristics. The first column contains the name of the circuit. In the second and third columns the number of inputs and outputs of the modified circuits are listed. These numbers include additional inputs and outputs for segmentation purposes, which are realized by so-called segmentation cells. These cells are part of a scan path. The number of required segmentation cells is listed in the fourth column.

circuit	# inputs	# outputs	# segmentation cells
c432.16 c499.16 c880.16 c1355.16 c1908.16 c2670.16 c3540.16 c5215.16	63 49 76 49 55 266 140 240	34 40 42 40 47 173 112	27 8 16 8 22 33 90
c6288.16 c7552.16	130 324	130 225	98 117

Table 1: Characteristics of the modified benchmark circuits (w = 16).

First we computed the upper bound $\lceil \frac{|O|}{2} \rceil \cdot 2^w$ for the number of test patterns and compared it to the lower bounds for the pseudo-exhaustive test generation algorithms suggested in [7]. The bounds were computed without reducing the characteristic cover in a preprocessing phase. The results are shown in table 2.

circuit	presented approach: upper bound	cyclic codes [7]: lower bound
c432.16	$1.11 \cdot 10^{6}$	$1.07 \cdot 10^{9}$
c499.16	$1.31 \cdot 10^{6}$	$1.07 \cdot 10^9$
c880.16	$1.38 \cdot 10^{6}$	$1.07 \cdot 10^9$
c1355.16	$1.31 \cdot 10^{6}$	$1.07 \cdot 10^9$
c1908.16	$1.57 \cdot 10^{6}$	$1.07 \cdot 10^{9}$
c2670.16	$5.70 \cdot 10^{6}$	$1.07 \cdot 10^{9}$
c3540.16	$3.67 \cdot 10^{6}$	$1.07 \cdot 10^{9}$
c5315.16	$6.09 \cdot 10^{6}$	$1.07 \cdot 10^{9}$
c6288.16	$4.26 \cdot 10^{6}$	$1.07 \cdot 10^{9}$
c7552.16	$7.41 \cdot 10^{6}$	$1.07 \cdot 10^{9}$

Table 2: Comparison of lower bounds for the number of test patterns.

For all circuits the upper bound for the presented approach is better than the lower bound for the technique using cyclic codes suggested in [7]. For the method combining linear feedback shift register and shift registers (LFSR/SR) described in [4] only the trivial lower bound 2^w is known, which also holds for the presented approach. Therefore no real comparison was possible and we also computed the smallest upper bounds for the techniques suggested in [4] and [7]. Table 3 shows the results. In column 2 the bounds computed for the presented test generation algorithm are listed again. Column 3 contains the bounds according to [4] and column 4 contains the upper bound derived in [7].

circuit	presented approach	LFSR/SR [4]:	cyclic codes [7]:
c432.16	$1.11 \cdot 10^{6}$	$5.37 \cdot 10^8$	4.13·10 ¹²
c499.16	$1.31 \cdot 10^{6}$	$2.68 \cdot 10^8$	$4.13 \cdot 10^{12}$
c880.16	$1.38 \cdot 10^{6}$	$5.37 \cdot 10^8$	$6.64 \cdot 10^{13}$
c1355.16	$1.31 \cdot 10^{6}$	$2.68 \cdot 10^8$	$4.13 \cdot 10^{12}$
c1908.16	$1.57 \cdot 10^{6}$	$5.37 \cdot 10^8$	$4.13 \cdot 10^{12}$
c2670.16	$5.70 \cdot 10^{6}$	$8.59 \cdot 10^8$	$5.67 \cdot 10^{15}$
c3540.16	$3.67 \cdot 10^{6}$	$2.15 \cdot 10^9$	$7.14 \cdot 10^{14}$
c5315.16	$6.09 \cdot 10^{6}$	8.59·10 ⁹	$7.14 \cdot 10^{14}$
c6288.16	$4.26 \cdot 10^{6}$	$2.15 \cdot 10^9$	$7.14 \cdot 10^{14}$
c7552.16	$7.41 \cdot 10^{6}$	$8.59 \cdot 10^9$	$5.67 \cdot 10^{15}$

Table 3: Comparison of smallest upper bounds for the number of test patterns.

Then we applied the algorithm of figure 6 to the modified benchmark circuits. The results are listed in table 4.

circuit	number of test groups	resulting number of test patterns (presented approach)	resulting number of test patterns ([7])
c432.16	4	$2.63 \cdot 10^5$	$3.61 \cdot 10^{11}$
c499.16	4	$2.63 \cdot 10^5$	$1.47 \cdot 10^{11}$
c880.16	4	$2.63 \cdot 10^5$	n. a.
c1355.16	4	$2.63 \cdot 10^5$	$1.47 \cdot 10^{11}$
c1908.16	5	$3.28 \cdot 10^5$	$3.61 \cdot 10^{11}$
c2670.16	4	$2.63 \cdot 10^5$	n.a.
c3540.16	10	$6.55 \cdot 10^5$	n.a.
c5315.16	9	$5.90 \cdot 10^5$	n.a.
c6288.16	6	$3.93 \cdot 10^5$	n.a.
c7552.16	5	$3.28 \cdot 10^5$	n.a.

Table 4: Results obtained by the algorithm of figure 6 and by the method of [7].

Since suitable tools were not available, not all of the numbers for the other mentioned test generation techniques could be computed. Only for the smaller examples we could determine the smallest possible dimension of an appropriate cyclic code using the code-table in [16].

circuit	test time [sec]	circuit	test time [sec]
c432.16	1.12	c2670.16	4.67
c499.16	0.87	c3540.16	6.16
c880.16	1.35	c5315.16	9.48
c1355.16	0.87	c6288.16	3.43
c1908.16	1.22	c7552.16	2.86

The resulting test times for all c-benchmark circuits using the presented test chip with a 15 MHz clock are listed in table 5.

Table 5: Test time using the presented external test chip.

7. Conclusion

An algorithm and a circuit have been presented for external testing by pseudo-exhaustive patterns. The algorithm divides the cones of the device under test into subsets, which are simultaneously testable. For each group of cones, a minimal pseudoexhaustive test set can be generated. The union of these test sets leads to a global pseudo-exhaustive test set, the size of which is distinctly smaller than the test lengths derived by the procedures presented earlier.

The circuit described can be programmed by the output of the algorithm and generates the corresponding pseudo-exhaustive test set. It is able to control the entire test application for a device under test if a (partial) scan path is incorporated. Hence the advantages of external testing known for weighted random patterns are combined with the benefits of a pseudo-exhaustive test, for instance a higher and guaranteed fault coverage.

References

- Akers, S.B.: On the Use of Linear Sums in Exhaustive Testing; in: Proc. Int. Symposium on Fault Tolerant Computing, 1985, pp. 148-153
- [2] Amazonas, J.R.; Strum, M.: Pseudoexhaustive Test Techniques: A New Algorithm to Partition Combinational Networks; in: Proc. 1st European Test Conference, Paris 1989, pp. 392 - 397
- [3] Bardell, P.H.; McAnney, W.H.: Self-testing of multichip logic modules; in: Proc. 1982 IEEE Test Conference, pp. 200-204

- [4] Barzilai, Z., Coppersmith, D., Rosenberg, A.L.: Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing; in: IEEE Trans. on Computers, Vol. c-32, No. 2, February 1983, pp. 190-194
- [5] Brenneisen, H.: Entwicklung und Implementierung von Verfahren zur Durchführung pseudo-erschöpfender Tests mithilfe anwendungsspezifischer Schaltungen; Diploma thesis, University of Karlsruhe, 1990
- [6] Brglez, F. et al.: Accelerated ATPG and fault grading via testability analysis; in: Proc. IEEE International Symposium on Circuits and Systems, June 1985, Kyoto
- [7] Chen, C.L.: Exhaustive Test Pattern Generation Using Cyclic Codes; in: IEEE Trans. on Comp., Vol. 37, No. 2, February 1988, pp. 225 - 228
- [8] Eichelberger, E.B.; Lindbloom, E.: Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test; in: IBM J. Res. Develop., Vol. 27, No. 3, May 1983
- [9] Garey, M.R.; Johnson, D.S.: Computers and Intractability, A Guide to the Theory of NP-Completeness; W. H. Freeman and Company, San Francisco 1979
- [10] Hellebrand, S.: Synthese vollständig testbarer Schaltungen. Ph. D. thesis, University of Karlsruhe, 1990
- [11] Hellebrand, S.; Wunderlich, H.-J.: Tools and Devices Supporting the Pseudo-Exhaustive Test; in: Proc. 1st European Design Automation Conference, Glasgow, March 1990
- [12] Hirose, F.; Singh, V.: McDDP, A Program for Partitioning Verification Testing Matrices; CRC Technical Report No. 81-13, Stanford, July 1982
- [13] McCluskey, E.J.; Bozorgui-Nesbat, S.: Design for Autonomous Test; in IEEE Trans. on Circuits and Systems, Vol. Cas-28, No. 11, November 1981, pp. 1070-1078
- [14] McCluskey, E.J.: Verification Testing A Pseudoexhaustive Test Technique; in: IEEE Trans. on Computers, Vol. c-33, No.6, June 1984, pp. 541-546
- [15] Patashnik, O.: Circuit Segmentation for Pseudo-Exhaustive Testing; CRC Technical Report No. 83-14, Stanford, October 1983
- [16] Peterson, W.W.; Weldon, E.J.,Jr.: Error-Correcting Codes; MIT Press, Cambridge, Massachusetts, London 1972
- [17] Roberts, M.W., Lala, M.Sc.: An Algorithm for the Partitioning of logic circuits; in: IEE Proceedings, Vol. 131,Pt.E., No.4, July 1984, pp. 113-118
- [18] Seroussi, G., Bshouty, N. H.: Vector Sets for Exhaustive Testing of Logic Circuits; in: IEEE Trans. on Information Theory, Vol. 34, No. 3, May 1988, pp. 513-522
- [19] Udell, J.G., Jr.: Reconfigurable Hardware for Pseudoexhaustive Test; in: Proc. IEEE International Test Conference, Washington 1988, pp. 522 - 530
- [20] Waicukauski, J.A.; Lindbloom, E.; et al.: WRP: A Method for Generating Weighted Random Patterns; in: IBM Journ. of Research and Development, Vol. 33, No. 2, March 1989, pp. 149-161
- [21] Wang, L.T.; McCluskey, E.J.: Circuits for Pseudo-Exhaustive Test Pattern Generation; in: Proc. IEEE International Test Conference, 1986, pp. 25-37
- [22] Wunderlich, H.-J.: Multiple Distributions for Biased Random Test Patterns; in: Proc. IEEE International Test Conference, Washington 1988, pp. 236-244
- [23] Wunderlich, H.-J.: Rechnergestützte Verfahren für den prüfgerechten Entwurf und Test hochintegrierter Schaltungen; Springer-Verlag Berlin Heidelberg New York London Paris Tokyo, 1990
- [24] Wunderlich, H.-J.; Hellebrand, S.: The Pseudo-Exhaustive Test of Sequential Circuits; in: Proc. IEEE Int. Test Conference, Washingtion 1989, pp. 19-27

circuit	test time [sec]
c432.16 c499.16 c880.16 c1355.16 c1908.16	1.12 0.87 1.35 0.87 1.22
	test time

circuit	test time [sec]
c2670.16	4.67
c3540.16	6.16
c5315.16	9.48
c6288.16	3.43
c7552.16	2.86

$$\begin{split} \mathbf{e} &: \mathrm{IF}_{2}^{\overline{I}} \to \mathrm{IF}_{r_{j}}^{\cdots}, \, \mathbf{e}(x)_{(i,t)} := \left\{ \begin{array}{l} x_{(i,t)} \\ 0 \end{array} \right. \\ & \text{if } (i,t) \in \overline{I} \end{split}$$

else

,