Gert Schley

Name:	Gert Schley M.Sc.
Adresse:	Institut für Technische Informatik Embedded Systems Engineering Pfaffenwaldring 5b D-70569 Stuttgart Germany
Telefon:	+49 711 685 88 215
Telefax:	+49 711 685 88 287
E-Mail:	gert.schley@informatik.uni-stuttgart.de
Raum:	1.002

Projekt ROCK (Robuste Network-On-Chip-Kommunikation durch hierarchische Online-Diagnose und -Rekonfiguration)

Für offene Abschlussarbeiten besuchen sie bitte unsere Seite mit Abschlussarbeiten / For open theses please visit our theses page

Schley, G.; Batzolis, N.; Radetzki, M.:
Fault Localizing End-to-End Flow Control Protocol for Networks-on-Chip
In Proceedings EUROMICRO Conference on Parallel, Distributed and Network-Based Processing (PDP'13)
Haetzer, B.; Schley, G.; Salimi Khaligh, R.; Radetzki, M.:
Practical Embedded Systems Engineering Syllabus for Graduate Students with Multidisciplinary Backgrounds
In Proceedings of the 6th Workshop on Embedded Systems Education (WESE'11), 2011
Schley, G.; Radetzki, M.:
Optimal distribution of privileged nodes in networks-on-chip
In Proceedings of the Ninth Workshop on Intelligent Solutions in Embedded Systems (WISES'11), 2011
Schley, G.; Radetzki, M.; Kohler, A.:
Degradability Enabled Routing for Network-on-Chip Switches
it - Information Technology: Vol. 2010
Kohler, A.; Schley, G.; Radetzki, M.:
Fault Tolerant Network on Chip Switching With Graceful Performance Degradation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010