Zur Webseite der Uni Stuttgart
< GPU-accelerated Time Simulation with Parameterizable Delay Modeling

Security quantification for on-chip infrastructure

Kategorie: Open Seminar - Rechnerarchitektur, WS 18/19

09:00-09:45, Constance, M. Sc. Natalia Kaptsova, Institut für Technische Informatik

In this talk I will briefly introduce the main research topics that I am currently working on. This presentation motivates and discusses the methods to quantify security in Reconfigurable Scan Networks (RSNs) that are being developed as a part of the SHIVA project. The combinational and high sequential depth of the RSNs pose a big challenge to evaluate and compare different architectures with the same set of segments. Both the internal metrics, which describe the properties of the RSN and the situation of the targeted segment, and the external metrics, which quantify the difficulty to manipulate a segment, must be investigated to evaluate the impact of making the chip infrastructure accessible via the RSNs.


Diese Webseite verwendet Cookies. Durch die Nutzung dieser Webseite erklären Sie sich damit einverstanden, dass Cookies gesetzt werden. Mehr erfahren, zum Datenschutz